## PCF8553

$40 \times 4$ LCD segment driver
Rev. 5 - 28 September 2021
Product data sheet

## 1 General description

PCF8553 is an ultra low-power LCD segment driver with 4 backplane- and 40 segmentdriver outputs, with either an $\mathrm{I}^{2} \mathrm{C}$ - or an SPI-bus interface. It comprises an internal oscillator, bias generation, instruction decoding, and display controller.

For a selection of NXP LCD segment drivers, see Table 23.

## 2 Features and benefits

- Single chip LCD controller and driver with temperature range $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
- Selectable backplane drive configuration: static, 2, 3, or 4 backplane multiplexing
- Selectable display bias configuration: static, $1 / 2$, or $1 / 3$
- Internal LCD bias generation with buffers
- 40 segment drives:
- Up to 20 7-segment numeric characters
- Up to 10 14-segment alphanumeric characters
- Any graphics of up to 160 segments/elements
- Auto-incrementing display data and instruction loading
- Versatile blinking modes
- Independent supplies of $\mathrm{V}_{\mathrm{LCD}}$ and $\mathrm{V}_{\mathrm{DD}}$
- Power supply ranges:
- 1.8 V to 5.5 V for $\mathrm{V}_{\mathrm{LCD}}$
-1.8 V to 5.5 V for $\mathrm{V}_{\mathrm{DD}}$
- Ultra low-power consumption
- $400 \mathrm{kHz} \mathrm{I}^{2} \mathrm{C}$-bus interface
- 5 MHz SPI-bus interface
- Internally generated or externally supplied clock signal


## 3 Applications

- Metering equipment
- Small appliances
- Consumer healthcare devices
- Battery operated devices
- Measuring equipment


## 4 Ordering information

Table 1. Ordering Information

| Product type Number | Topside mark | Package |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
| PCF8553DTT/A | PCF8553D | TSSOP56 | plastic thin shrink small outline <br> package; 56 leads; body width 6.1 mm | SOT364-1 |

### 4.1 Ordering options

Table 2. Ordering options

| Product type <br> Number | Orderable part <br> number | Package | Packing method <br> $[1]$ | Minimum order <br> quantity | Temperature |
| :--- | :--- | :--- | :--- | :--- | :--- |
| PCF8553DTT/AJ | PCF8553DTT/AJ ${ }^{[2]}$ | TSSOP56 | reel $13^{\prime \prime}$ q1 non dry <br> pack | 2000 | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to <br> $+85^{\circ} \mathrm{C}$ |
|  | PCF8553DTT/AY | TSSOP56 | reel $13^{\prime \prime}$ q1 dry pack | 2000 | $\mathrm{T}_{\text {amb }}=-40^{\circ} \mathrm{C}$ to <br> $+85^{\circ} \mathrm{C}$ |

[1] Standard packing quantities and other packaging data are available at www.nxp.com/ packages/
[2] Discontinuation notice 202107021DN - drop-in replacement is PCF8553DTT/AY - this is documented in PCN202102010F01.

## 5 Block diagram



Figure 1. Block diagram of PCF8553

## 6 Pinning information

### 6.1 Pinning



Figure 2. Pin configuration of PCF8553DTT (TSSOP56)

### 6.2 Pin description

Table 3. Pin description of PCF8553DTT (TSSOP56)
Input or input/output pins must always be at a defined level ( $V_{S S}$ or $V_{D D}$ ) unless otherwise specified.

| Symbol | Pin | Type | Description |
| :--- | :--- | :--- | :--- |
| Backplane and segment outputs |  |  |  |

Table 3. Pin description of PCF8553DTT (TSSOP56)...continued
Input or input/output pins must always be at a defined level ( $V_{S S}$ or $V_{D D}$ ) unless otherwise specified.

| Symbol | Pin | Type | Description |  |
| :---: | :---: | :---: | :---: | :---: |
| SEG34 to SEG39 | 1 to 6 | output | LCD segments |  |
| SEG0 to SEG33 | 23 to 56 |  |  |  |
| COM0 to COM3 | 7 to 10 | output | LCD backplanes |  |
| Supply pins |  |  |  |  |
| VLCD | 11 | supply | LCD supply voltage |  |
| VDD | 12 | supply | supply voltage |  |
| VSS | 14 | supply | ground supply |  |
| Clock and control pins |  |  |  |  |
| RST | 15 | input | reset input, active LOW |  |
| PORE ${ }^{[1]}$ | 21 | input | Power-On Reset (POR) enable <br> - connect to $V_{D D}$ for enabling POR <br> - connect to $\mathrm{V}_{\mathrm{SS}}$ (or leave open) for disabling POR |  |
| CLK | 18 | input/output | internal oscillator output, external oscillator input <br> - must be left open if unused |  |
| Bus-related pins |  |  | $\mathrm{I}^{2} \mathrm{C}$-bus | SPI-bus |
| $\mathrm{IFS}^{[1]}$ | 13 | input | interface selector input |  |
|  |  |  | - connect to $\mathrm{V}_{\text {SS }}$ (or leave open) | - connect to $\mathrm{V}_{\mathrm{DD}}$ |
| SDIO | 16 | input/output | unused | serial data input/output |
| $\mathrm{A} 0^{[1]}$ | 17 | input | hardware device address selection; <br> - connect to $\mathrm{V}_{\text {SS }}$ (or leave open) for logic 0 <br> - connect to $\mathrm{V}_{\mathrm{DD}}$ for logic 1 | unused |
| $\mathrm{A} 1{ }^{[1]}$ | 22 | input |  |  |
| SCL | 19 | input | serial clock input | serial clock input |
| SDA/CE | 20 | input/output | serial data output | chip enable input, active LOW |

[1] A series resistance between $V_{D D}$ and the pin must not exceed $1 \mathrm{k} \Omega$ to ensure proper functionality, see Section 15.3.

## 7 Functional description

### 7.1 Registers of the PCF8553

The registers of the PCF8553 are arranged in bytes with 8 bit, addressed by an address pointer. Table 4 depicts the layout.

Table 4. Registers of the PCF8553
Bits labeled as 0 must always be written with logic 0 .

| Register name | Address | Bits |  |  |  |  |  |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AP[4:0] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |

## Command registers

Table 4. Registers of the PCF8553...continued
Bits labeled as 0 must always be written with logic 0 .

| Register name | Address | Bits |  |  |  |  |  |  |  | Reference |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | AP[4:0] | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
| Software_reset | 00h | SR[7:0] |  |  |  |  |  |  |  | Table 8 |
| Device_ctrl | 01h | 0 | 0 | 0 | 0 | FF[1:0] |  | OSC | COE | Table 5 |
| Display_ctrl_1 | 02h | 0 | 0 | 0 | BOOST | MUX[1:0] |  | B | DE | Table 6 |
| Display_ctrl_2 | 03h | 0 | 0 | 0 | 0 | 0 | BL[1:0] |  | INV | Table 7 |
| Display data registers ${ }^{[1]}$ |  |  |  |  |  |  |  |  |  |  |
| COM0 | 04h | SEG7 | SEG6 | SEG5 | SEG4 | SEG3 | SEG2 | SEG1 | SEG0 | Table 9 |
|  | 05h | SEG15 | SEG14 | SEG13 | SEG12 | SEG11 | SEG10 | SEG9 | SEG8 |  |
|  | 06h | SEG23 | SEG22 | SEG21 | SEG20 | SEG19 | SEG18 | SEG17 | SEG16 |  |
|  | 07h | SEG31 | SEG30 | SEG29 | SEG28 | SEG27 | SEG26 | SEG25 | SEG24 |  |
|  | 08h | SEG39 | SEG38 | SEG37 | SEG36 | SEG35 | SEG34 | SEG33 | SEG32 |  |
| COM1 | 09h | SEG7 | SEG6 | SEG5 | SEG4 | SEG3 | SEG2 | SEG1 | SEG0 |  |
|  | : | : | : | : | : | : | : | : | : |  |
|  | 0Dh | SEG39 | SEG38 | SEG37 | SEG36 | SEG35 | SEG34 | SEG33 | SEG32 |  |
| COM2 | OEh | SEG7 | SEG6 | SEG5 | SEG4 | SEG3 | SEG2 | SEG1 | SEG0 |  |
|  | : | : | : | : | : | : | : | : | : |  |
|  | 12h | SEG39 | SEG38 | SEG37 | SEG36 | SEG35 | SEG34 | SEG33 | SEG32 |  |
| COM3 | 13h | SEG7 | SEG6 | SEG5 | SEG4 | SEG3 | SEG2 | SEG1 | SEG0 |  |
|  | : | : | : | : | : | : | : | : | : |  |
|  | 17h | SEG39 | SEG38 | SEG37 | SEG36 | SEG35 | SEG34 | SEG33 | SEG32 |  |

[^0]For writing to the registers, send the address byte first, then write the data to the register (see Section 10.1.4 and Section 10.2.1). The address byte works as an address pointer. For the succeeding registers, the address pointer is automatically incremented by 1 (see Figure 3) and all following data are written into these register addresses. After register 17 h , the auto-incrementing will stop and data are ignored.


Figure 3. Address counter incrementing

### 7.2 Command registers of the PCF8553

### 7.2.1 Command: Device_ctrl

The Device_ctrl command sets the device into a defined state. It should be executed before enabling the display (see bit DE in Table 6).

Table 5. Device_ctrl - device control command register (address 01h) bit description

| Bit | Symbol | Value | Description |
| :---: | :---: | :---: | :---: |
| 7 to 4 | - | 0000 | default value |
| 3 to 2 | FF[1:0] |  | frame frequency selection |
|  |  | 00 | $\mathrm{ffr}_{\text {fr }}=32 \mathrm{~Hz}$ |
|  |  | $01{ }^{[1]}$ | $\mathrm{ffr}=64 \mathrm{~Hz}$ |
|  |  | 10 | $\mathrm{ffr}_{\text {fr }}=96 \mathrm{~Hz}$ |
|  |  | 11 | $\mathrm{ffr}_{\text {fr }}=128 \mathrm{~Hz}$ |
| 1 | OSC |  | internal oscillator control |
|  |  | $0^{[1]}$ | enabled |
|  |  | 1 | disabled |
| 0 | COE |  | clock output enable |
|  |  | $0^{[1]}$ | clock signal not available on pin CLK; pin CLK is in 3-state |
|  |  | 1 | clock signal available on pin CLK |

### 7.2.1.1 Internal oscillator and clock output

Bit OSC enables or disables the internal oscillator. When the internal oscillator is used, bit COE allows making the clock signal available on pin CLK. If this is not intended, pin CLK should be left open. The design ensures that the duty cycle of the clock output is 50 : 50 (\% HIGH-level time : \% LOW-level time).

In applications where an external clock has to be applied to the PCF8553, bit OSC must be set logic 1 and COE logic 0 . In this case pin CLK becomes an input.

In power-down mode (see Section 7.3.1)

- if pin CLK is configured as an output, there is no signal on CLK
- if pin CLK is configured as an input, the signal on CLK can be removed.

Remark: A clock signal must always be supplied to the device if the display is enabled (see bit DE in Table 6). Removing the clock may freeze the LCD in a DC state, which is not suitable for the liquid crystal.

### 7.2.2 Command: Display_ctrl_1

The Display_ctrl_1 command allows configuring the basic display set-up.

Table 6. Display_ctrl_1-display control command 1 register (address 02h) bit description

| Bit | Symbol | Value | Description |
| :---: | :---: | :---: | :---: |
| 7 to 5 | - | 000 | default value |
| 4 | BOOST |  | large display mode support |
|  |  | $0^{[1]}$ | standard power drive scheme |
|  |  | 1 | enhanced power drive scheme for higher display loads |
| 3 to 2 | MUX[1:0] |  | multiplex drive mode selection |
|  |  | $00^{[1]}$ | 1:4 multiplex drive mode; COM0 to COM3 ( $\mathrm{n}_{\text {MUX }}=$ 4) |
|  |  | 01 | 1:3 multiplex drive mode; COM0 to COM2 ( $\mathrm{n}_{\text {MUX }}=$ 3) |
|  |  | 10 | 1:2 multiplex drive mode; COM0 and COM1 ( $\mathrm{n}_{\text {MUX }}$ = 2) |
|  |  | 11 | static drive mode; $\operatorname{COM0}\left(\mathrm{n}_{\text {MUX }}=1\right)$ |
| 1 | $\mathrm{B}^{[2]}$ |  | bias mode selection |
|  |  | $0^{[1]}$ | $\frac{1}{3}$ bias ( $\mathrm{a}_{\text {bias }}=2$ ) |
|  |  | 1 | $1 / 2$ bias $\left(a_{\text {bias }}=1\right)$ |
| 0 | DE |  | display enable ${ }^{[3]}$ |
|  |  | $0^{[1]}$ | display disabled; device is in power-down mode |
|  |  | 1 | display enabled; device is in power-on mode |

[1] Default value.
[2] Not applicable for static drive mode.
[3] See Section 7.3.1.

### 7.2.2.1 Enhanced power drive mode

By setting the BOOST bit to logic 1, the driving capability of the display signals is increased to cope with large displays with a higher effective capacitance. Setting this bit increases the current consumption on $\mathrm{V}_{\text {LCD }}$.

### 7.2.2.2 Multiplex drive mode

MUX[1:0] sets the multiplex driving scheme and the associated backplane drive signals, which are active. For further details, see Section 8.2.

### 7.2.3 Command: Display ctrl_2

Table 7. Display_ctrl_2 - display control command 2 register (address 03h) bit description

| Bit | Symbol | Value | Description |
| :--- | :--- | :--- | :--- |
| 7 to 3 | - | 00000 | default value |
| 2 to 1 | BL[1:0] |  | blink control |
|  |  | $00^{[1]}$ | blinking off |
|  |  | 01 | blinking on, $\mathrm{f}_{\text {blink }}=0.5 \mathrm{~Hz}$ |

Table 7. Display_ctrl_2 - display control command 2 register (address 03h) bit description...continued

| Bit | Symbol | Value | Description |
| :--- | :--- | :--- | :--- |
|  |  | 10 | blinking on, $f_{\text {blink }}=1 \mathrm{~Hz}$ |
|  |  | 11 | blinking on, $\mathrm{f}_{\text {blink }}=2 \mathrm{~Hz}$ |
| 0 | INV |  | inversion mode selection |
|  | $0^{[1]}$ | line inversion (driving scheme A) |  |
|  | 1 | frame inversion (driving scheme B) |  |

[1] Default value

### 7.2.3.1 Blinking

The whole display blinks at frequencies selected by the blink control bits BL[1:0], see Table 7. The blink frequencies are derived from the clock frequency. During the blank-out phase of the blinking period, the display is turned off.

If an external clock with frequency $\mathrm{f}_{\mathrm{clk}(e x t)}$ is used, the blinking frequency is determined by Equation 1. For notation, see Section 8.2.
$f_{\text {blink }(\text { eff })}=\frac{2 \times n_{M U X^{\times}} f_{f r} \times f_{\text {blink }}}{f_{\text {clk }(\text { ext })}}$

### 7.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B)

The waveforms used to drive LCD inherently produce a DC voltage across the display cell. The PCF8553 compensates for the DC voltage by inverting the waveforms on alternate frames or alternate lines. The choice of compensation method is determined with the INV bit.

### 7.3 Starting and resetting the PCF8553

If the internal Power-On Reset (POR) is enabled by connecting pin PORE to $\mathrm{V}_{\mathrm{DD}}$, the chip resets automatically when $V_{D D}$ rises above the minimum supply voltage. No further action is required.

If the internal POR is disabled by connecting pin PORE to $\mathrm{V}_{\mathrm{SS}}$, the chip must be reset by driving the RST pin to logic 0 for at least $10 \mu \mathrm{~s}$, see Figure 4 . See also application information in Section 15.


Figure 4. Reset pulse timing
Alternatively a software reset can be applied (see Section 7.3.4)
Following a reset, the register 00h has to be rewritten with Oh by the next command byte or the address pointer AP[4:0] has to be set to the required address after a new START procedure.

### 7.3.1 Power-down mode

After a reset, the PCF8553 remains in power-down mode. In power-down mode the oscillator is switched off and there is no output on pin CLK. The register settings remain unchanged and the bus remains active. To enable the PCF8553, bit DE (command Display_ctrl_1, see Table 6) must be set to logic 1.

### 7.3.2 Power-On Reset (POR)

If pin PORE is connected to $\mathrm{V}_{\mathrm{DD}}$, the PCF8553 comprises an internal POR, which puts the device into the following starting conditions:

- All backplane and segment outputs are set to $\mathrm{V}_{\mathrm{SS}}$
- The selected drive mode is: $1: 4$ multiplex with $\frac{1}{3}$ bias
- Blinking is switched off
- The address pointer is cleared (set to logic 0)
- The display and the internal oscillator are disabled
- The display registers are set to logic 0
- The bus interface is initialized

Remark: The internal POR can be disabled by connecting pin PORE to $\mathrm{V}_{\text {Ss }}$. In this case, the internal registers are not defined and require a hardware reset according to Section 7.3.3 or a software reset, see Section 7.3.4.

### 7.3.3 Hardware reset: RST pin

At power-on the PCF8553 can be reset to the following starting conditions by pulling pin RST low:

- All backplane and segment outputs are set to $\mathrm{V}_{\text {SS }}$
- The selected drive mode is: $1: 4$ multiplex with $1 / 3$ bias
- Blinking is switched off
- The address pointer is cleared (set to logic 0)
- The display and the internal oscillator are disabled
- The display registers are set to logic 0

Remark: The hardware reset overrides the POR see Section 7.3.2

### 7.3.4 Command: Software_reset

The internal registers including the display registers and the address pointer (set to logic 0 ) of the device are reset by the Software_reset command.

Table 8. Software_reset - software reset command register (address 00h) bit description

| Bit | Symbol | Value | Description |
| :--- | :--- | :--- | :--- |
| 7 to 0 | SR[7:0] |  | software reset |
|  |  | $00000000^{[1]}$ | no reset |
|  |  | 00101100 | software reset |

[1] Default value.

### 7.4 Display data register mapping

The example in Table 9 and Figure 5 illustrates the segment and backplane mapping of the display in relation to the display RAM.

For example, in 1:4 multiplex drive mode, the backplanes are served by signals COM0 to COM3 and the segments are driven by signals SEG0 to SEG39. Contents of addresses 04h to 08h are allocated to the first row (COMO) starting with the LSB driving the leftmost element and moving forward to the right with increasing bit position. If a bit is logic 0 , the element is off, if it is logic 1 the element is turned on. All register content is LSB to MSB left to right. Addresses 09h to 0Dh serve COM1 signals, addresses 0Eh to 12h serve COM2 signals, and addresses 13h to 17 h serve COM3 signals.

For displays with fewer segments/elements the unused bits are ignored.
Table 9. Register to segment and backplane mapping

| Backplanes ${ }^{[1]}$ | Segments |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEG0 to SEG7 | SEG8 to SEG15 | SEG16 to SEG23 | SEG24 to SEG31 | SEG32 to SEG39 |
|  | LSB MSB | LSB MSB | LSB MSB | LSB MSB | LSB MSB |
| 1:4 multiplex drive mode |  |  |  |  |  |
| COM0 | content of 04h | content of 05h | content of 06h | content of 07h | content of 08h |
| COM1 | content of 09h | content of OAh | content of OBh | content of 0Ch | content of ODh |
| COM2 | content of 0Eh | content of 0Fh | content of 10h | content of 11h | content of 12h |
| COM3 | content of 13h | content of 14h | content of 15 h | content of 16h | content of 17 h |
| 1:3 multiplex drive mode |  |  |  |  |  |
| COM0 | content of 04h | content of 05h | content of 06h | content of 07h | content of 08h |
| COM1 | content of 09h | content of OAh | content of OBh | content of 0Ch | content of ODh |
| COM2 | content of 0Eh | content of OFh | content of 10h | content of 11 h | content of 12h |

Table 9. Register to segment and backplane mapping...continued

| Backplanes ${ }^{[1]}$ | Segments |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | SEG0 to SEG7 |  | SEG8 to SEG15 |  | SEG16 to SEG23 |  | SEG24 to SEG31 |  | SEG32 to SEG39 |  |
|  | LSB | MSB | LSB | MSB | LSB | MSB | LSB | MSB | LSB | MSB |
| COM0 | content of 04h |  | content of 05h |  | content of 06h |  | content of 07h |  | content of 08h |  |
| COM1 | content of 09h |  | content of 0Ah |  | content of OBh |  | content of 0Ch |  | content of ODh |  |
| static drive mode |  |  |  |  |  |  |  |  |  |  |
| COM0 | content of 04h |  | content of 05h |  | content of 06h |  | content of 07h |  | content of 08h |  |

[1] See also Section 8.3.1.

aaa-014859
Figure 5. Display RAM organization bitmap for MUX 1:4

## 8 Possible display configurations

The possible display configurations of the PCF8553 depend on the number of active backplane outputs required. A selection of display configurations is shown in Table 10. All of these configurations can be implemented in the typical systems shown in Figure 7 or Figure 8.

$013 a a a 312$
Figure 6. Example of displays suitable for PCF8553

Table 10. Selection of possible display configurations

| Number of |  |  |  |  |  |  | Backplanes | Icons | Digits/Characters $^{\text {7-segment }}{ }^{[1]}$ |  | 14-segment $^{[2]}$ | Dot matrix: <br> segments/ <br> elements |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 160 | 20 | 10 | 160 dots $(4 \times 40)$ |  |  |  |  |  |  |  |  |
| 3 | 120 | 15 | 7 | $120(3 \times 40)$ |  |  |  |  |  |  |  |  |
| 2 | 80 | 10 | 5 | 80 dots $(2 \times 40)$ |  |  |  |  |  |  |  |  |
| 1 | 40 | 5 | 2 | 40 dots $(1 \times 40)$ |  |  |  |  |  |  |  |  |

[1] 7 segment display has 8 segments/elements including the decimal point.
[2] 14 segment display has 16 segments/elements including decimal point and accent dot


The resistance of the power lines must be kept to a minimum. A decoupling capacitor of at least 100 nF is recommended for the supplies
Figure 7. Typical system configuration using $I^{2} \mathrm{C}$-bus, internal power-on reset enabled
The host microcontroller manages the 2 -line $\mathrm{I}^{2} \mathrm{C}$-bus communication channel with the PCF8553. The internal oscillator is used and the internal POR is enabled in the example. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are the reset, the power supplies ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, and $\mathrm{V}_{\mathrm{LCD}}$ ) and the LCD panel chosen for the application.


The resistance of the power lines must be kept to a minimum. A decoupling capacitor of at least 100 nF is recommended for the supplies.

Figure 8. Typical system configuration using SPI-bus, internal power-on reset disabled
The host microcontroller manages the 3-line SPI-bus communication channel with the PCF8553. The internal oscillator is enabled. The appropriate biasing voltages for the multiplexed LCD waveforms are generated internally. The only other connections required to complete the system are reset, the power supplies ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, and $\mathrm{V}_{\mathrm{LCD}}$ ) and the LCD panel chosen for the application.

### 8.1 LCD bias generator

Fractional LCD biasing voltages are obtained from an internal voltage divider of three impedances connected between $\mathrm{V}_{\mathrm{LCD}}$ and $\mathrm{V}_{\mathrm{SS}}$. These intermediate levels are tapped
off at positions of $\frac{1}{3}$ and $\frac{2}{3}$, or $1 / 2$, depending on the bias mode chosen. To keep current consumption to a minimum, on-chip low-power buffers provide these levels to the display.

### 8.2 LCD voltage selector

The LCD voltage selector coordinates the multiplexing of the LCD in accordance with the selected LCD drive configuration. The operation of the voltage selector is controlled by the Display_ctrl_1 command (see Table 6). The biasing configurations that apply to the preferred modes of operation, together with the biasing characteristics as functions of $\mathrm{V}_{\mathrm{LCD}}$ and the resulting discrimination ratios (D) are given in Table 11.

Table 11. Biasing characteristics

| LCD drive <br> mode | Number of: |  | LCD bias <br> configuration | $\frac{V_{o f f(R M S)}}{V_{L C D}}$ | $\frac{V_{\text {on }(R M S)}}{V_{L C D}}$ | $D=\frac{V_{\text {on }(R M S)}}{V_{\text {of } f(R M S)}}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Backplanes | Levels |  | 2 | static | 0 | 1 |
| $\infty$ |  |  |  |  |  |  |
| static | 1 | 3 | $1 / 2$ | 0.354 | 0.791 | 2.236 |
| $1: 2$ multiplex | 2 | 4 | $1 / 3$ | 0.333 | 0.745 | 2.236 |
| $1: 2$ multiplex | 2 | 4 | $1 / 3$ | 0.333 | 0.638 | 1.915 |
| $1: 3$ multiplex | 3 | 4 | $1 / 3$ | 0.333 | 0.577 | 1.732 |
| $1: 4$ multiplex | 4 |  |  |  |  |  |

A practical value for $\mathrm{V}_{\mathrm{LCD}}$ is determined by equating $\mathrm{V}_{\text {off( } \mathrm{RMS})}$ with a defined LCD threshold voltage $\left(\mathrm{V}_{\mathrm{th}(\text { off })}\right)$, typically when the LCD exhibits approximately $10 \%$ contrast. In the static drive mode, a suitable choice is $\mathrm{V}_{\mathrm{LCD}}>3 \mathrm{~V}_{\text {th(off) }}$.
Multiplex drive modes of $1: 3$ and $1: 4$ with $1 / 2$ bias are possible but the discrimination and hence the contrast ratios are smaller.

Bias is calculated with Equation 2
$\frac{1}{1+a_{\text {bias }}}$ (2)
The values for $\mathrm{a}_{\mathrm{bias}}$ are:

$$
\begin{aligned}
& a_{\text {bias }}=1 \text { for } \frac{1}{2} \text { bias } \\
& a_{\text {bias }}=2 \text { for } \frac{1}{3} \text { bias }
\end{aligned}
$$

The RMS on-state voltage $\left(\mathrm{V}_{\mathrm{on}(\mathrm{RMS})}\right)$ for the LCD is calculated with Equation 3:

$$
\begin{equation*}
V_{o n(R M S)}=\frac{V_{L C D}}{\frac{a_{b i a s}^{2}+2 a_{\text {bias }}+n_{M U X}}{n_{M U X} \times\left(1+a_{\text {bias }}\right)^{2}}} \tag{3}
\end{equation*}
$$

where the values for n are

$$
\begin{aligned}
& \mathrm{n}_{\text {MUX }}=1 \text { for static drive mode } \\
& \mathrm{n}_{\text {MUX }}=2 \text { for } 1: 2 \text { multiplex drive mode } \\
& \mathrm{n}_{\text {MUX }}=3 \text { for } 1: 3 \text { multiplex drive mode } \\
& \mathrm{n}_{\text {MUX }}=4 \text { for } 1: 4 \text { multiplex drive mode }
\end{aligned}
$$

The RMS off-state voltage $\left(\mathrm{V}_{\text {off( }} \mathrm{RMS}\right)$ ) for the LCD is calculated with Equation 4:
$V_{o f f(R M S)}=\frac{V_{L C D}}{\sqrt{\frac{a_{\text {bias }}{ }^{2}-2 a_{\text {bias }}+n_{M U X}}{n_{M U X} \times\left(1+a_{\text {bias }}\right)^{2}}}}$

Discrimination is a term which is defined as the ratio of the on and off RMS voltages ( $\mathrm{V}_{\text {on(RMS) }}$ to $\mathrm{V}_{\text {off(RMS) }}$ ) across a segment. It can be thought of as a measurement of contrast. Discrimination is determined from Equation 5:
$D=\frac{V_{\text {on }(R M S)}}{V_{\text {off }(R M S)}}=\sqrt{\frac{a_{\text {bias }}^{2}+2 a_{\text {bias }}+n_{M U X}}{a_{\text {bias }}-2 a_{\text {bias }}+n_{M U X}}}$
Using Equation 5 , the discrimination for an LCD drive mode of $1: 3$ multiplex with $1 / 2$ bias is $\sqrt{3}=1.732$ and the discrimination for an LCD drive mode of $1: 4$ multiplex with $1 / 2$ bias is $\frac{\sqrt{21}}{3}=1.528$.

The advantage of these LCD drive modes is a reduction of the LCD full scale voltage $V_{\text {LCD }}$ as follows:

- $1: 3$ multiplex ( $1 / 2$ bias): $V_{L C D}=\sqrt{6} \times V_{o f f(R M S)}=2.449 V_{o f f(R M S)}$
- 1:4 multiplex ( $1 / 2$ bias): $V_{L C D}=\left[\frac{(4 \times \sqrt{3})}{3}\right]=2.309 V_{\text {off } f(R M S)}$

These compare with $V_{L C D}=3 V_{\text {off(RMS) }}$ when $\frac{1}{3}$ bias is used.
$\mathrm{V}_{\mathrm{LCD}}$ is sometimes referred as the LCD operating voltage.

### 8.2.1 Electro-optical performance

Suitable values for $\mathrm{V}_{\text {on(RMS) }}$ and $\mathrm{V}_{\text {off(RMS) }}$ are dependent on the LCD liquid used. The RMS voltage, at which a pixel will be switched on or off, determine the transmissibility of the pixel.

For any given liquid, there are two threshold values defined. One point is at $10 \%$ relative transmission (at $\mathrm{V}_{\text {th(off) }}$ ) and the other at $90 \%$ relative transmission (at $\mathrm{V}_{\text {th(on) }}$ ), see Figure 9. For a good contrast performance, the following rules should be followed:
$V_{o n(R M S)} \geq V_{t h(o n)}$ (6)
$V_{o f f(R M S)} \leq V_{t h(o f f)}(7)$
$\mathrm{V}_{\text {on(RMS) }}$ (see Equation 3) and $\mathrm{V}_{\text {off(RMS) }}$ (see Equation 5) are properties of the display driver and are affected by the selection of $a_{\text {bias }}, \mathrm{n}_{\text {MUX }}$, and the $\mathrm{V}_{\mathrm{LCD}}$ voltage.
$\mathrm{V}_{\mathrm{th}(\text { off })}$ and $\mathrm{V}_{\mathrm{th}(\text { on })}$ are properties of the LCD liquid and can be provided by the module manufacturer. $\mathrm{V}_{\text {th(off) }}$ is sometimes named $\mathrm{V}_{\text {th }} . \mathrm{V}_{\text {th(on) }}$ is sometimes named saturation voltage $\mathrm{V}_{\text {sat }}$

It is important to match the module properties to those of the driver in order to achieve optimum performance.


Figure 9. Electro-optical characteristic: relative transmission curve of the liquid

### 8.2.2 LCD drive mode waveforms

### 8.2.2.1 Static drive mode

The static LCD drive mode is used when a single backplane is provided in the LCD. The backplane (COMn) and segment (SEGn) drive waveforms for this mode are shown in Figure 10.
SEGn

### 8.2.2.2 1:2 Multiplex drive mode

When two backplanes are provided in the LCD, the 1:2 multiplex mode applies. The PCF8553 allows the use of $1 / 2$ bias or $1 / 3$ bias in this mode as shown in Figure 11 and Figure 12.



### 8.2.2.3 1:3 Multiplex drive mode

When three backplanes are provided in the LCD, the 1:3 multiplex drive mode applies, as shown in Figure 13.


### 8.2.2.4 1:4 Multiplex drive mode

When four backplanes are provided in the LCD, the 1:4 multiplex drive mode applies as shown in Figure 14.


### 8.3 Backplane and segment outputs

### 8.3.1 Backplane outputs

The LCD drive section includes four backplane outputs COM0 to COM3, which must be directly connected to the LCD. The backplane output signals are generated in accordance with the selected LCD drive mode. If less than four backplane outputs are required, the unused outputs can be left open-circuit.

- In 1:3 multiplex drive mode, COM3 carries the same signal as COM1, therefore these two outputs can be tied together to give enhanced drive capabilities
- In 1:2 multiplex drive mode, COM0 and COM2, respectively, COM1 and COM3 all carry the same signals and may also be paired to increase the drive capabilities
- In static drive mode, the same signal is carried by all four backplane outputs and they can be connected in parallel for very high drive requirements


### 8.3.2 Segment outputs

The LCD drive section includes 40 segment outputs SEG0 to SEG39, which must be directly connected to the LCD. The segment output signals are generated in accordance with the multiplexed backplane signals and with data residing in the display registers. When less than 39 segment outputs are required, the unused segment outputs must be left open-circuit.

## 9 Power Sequencing

### 9.1 Power-on

To avoid unwanted artifacts on the display, $\mathrm{V}_{\mathrm{LCD}}$ must never be asserted before $\mathrm{V}_{\mathrm{DD}}$, it is permitted to assert $V_{D D}$ and $V_{L C D}$ at the same time.

### 9.2 Power-off

Before turning the power to the device off, the display must be disabled by setting bit DE to logic 0 . To avoid unwanted artifacts on the display, $V_{\text {LCD }}$ must never be connected, while $V_{D D}$ is switched off. It is permitted to switch off $V_{D D}$ and $V_{L C D}$ simultaneously.

### 9.3 Power sequences

Figure 15 depicts the recommended power-up and power-off sequence.


## 10 Bus interfaces

## $10.1 \mathrm{I}^{2} \mathrm{C}$-bus interface

The $I^{2} \mathrm{C}$-bus is for bidirectional, two-line communication between different ICs. The two lines are a Serial DAta line (SDA) and a Serial CLock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy. Both data and clock lines remain HIGH when the bus is not busy. The PCF8553 acts as a target receiver when being written to and as a target transmitter when being read from.

| Write | S | target address + 0 | A | write data | A | write data | A | write data | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ACK from target |  |  | ACK from target |  | ACK from target |  | ACK from target |  |  |
| Read | S | target address + 1 | A | read data | A | read data | A | read data | $\overline{\mathrm{A}}$ | P |
|  | ACK from target |  |  | ACK from controller |  | ACK from controller |  | $\overline{\mathrm{ACK}}$ from target |  |  |
|  |  |  |  |  |  |  |  | aaa-010487 |  |  |
| Figure 16. $\mathrm{I}^{2} \mathrm{C}$ read and write protocol |  |  |  |  |  |  |  |  |  |  |

${ }^{2}{ }^{2} \mathrm{C}$ write example

${ }^{2} \mathrm{C}$ read example

aaa-010489
Figure 17. $I^{2} C$ read and write signaling

### 10.1.1 Bit transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse, as changes in the data line at this time are interpreted as STOP or START conditions.

### 10.1.2 START and STOP conditions

A HIGH-to-LOW transition of the data line while the clock is HIGH is defined as the START condition - S.

A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition - P (see Figure 17).

### 10.1.3 Acknowledge

Each byte of 8 bits is followed by an acknowledge cycle. An acknowledge is defined as logic 0 . A not-acknowledge is defined as logic 1.

When written to, the target will generate an acknowledge after the reception of each byte. After the acknowledge, another byte may be transmitted. It is also possible to send a STOP or START condition.

When read from, the controller receiver must generate an acknowledge after the reception of each byte. When the controller receiver no longer requires bytes to be transmitted, it must generate a not-acknowledge. After the not-acknowledge, either a STOP or START condition must be sent

Remark: The PCF8553 omits the not-acknowledge. After the last byte read, the end of transmission is indicated by a STOP or START condition from the controller.
A detailed description of the $\mathrm{I}^{2} \mathrm{C}$-bus specification is given in [5].

### 10.1.4 $\mathrm{I}^{2} \mathrm{C}$ interface protocol

The PCF8553 uses the $I^{2} \mathrm{C}$ interface for data transfer. Interpretation of the data is determined by the interface protocol.

### 10.1.4.1 Write protoco

After the $I^{2} \mathrm{C}$ target address is transmitted, the PCF8553 requires that the register address pointer is defined. It can take the value 00 h to 17 h . Values outside of that range will result in the transfer being ignored, however the target will still respond with acknowledge pulses.

After the register address has been transmitted, write data is transmitted. The minimum number of data write bytes is 0 and the maximum number is unlimited. After each write, the address pointer increments by one. After address 17h, the address pointer stops incrementing at 18 h .

- $I^{2}$ C START condition
- $I^{2} \mathrm{C}$ target address + write
- start register pointer
- write data
- write data
- :
- write data
- $I^{2} \mathrm{C}$ STOP condition; an $I^{2} \mathrm{C}$ RE-START condition is also possible.


### 10.1.4.2 Read protocol

When reading the PCF8553, reading starts at the current position of the address pointer. The address pointer for read data should first be defined by a write sequence.

- $I^{2} \mathrm{C}$ START condition
- $I^{2} \mathrm{C}$ target address + write
- start address pointer
- $I^{2} \mathrm{C}$ STOP condition; an $I^{2} \mathrm{C}$ RE-START condition is also possible.

After setting the address pointer, a read can be executed. After the $\mathrm{I}^{2} \mathrm{C}$ target address is transmitted, the PCF8553 will immediately output read data. After each read, the address pointer increments by one. After address 17h, the address pointer stops incrementing at 18h.

- ${ }^{2} \mathrm{C}$ START condition
- $I^{2} \mathrm{C}$ target address + read
- read data (controller sends acknowledge bit)
- read data (controller sends acknowledge bit)
- :


### 10.1.4.3 $\quad I^{2} \mathrm{C}$-bus target address

Device selection depends on the $\mathrm{I}^{2} \mathrm{C}$-bus target address. Four different $\mathrm{I}^{2} \mathrm{C}$-bus target addresses can be used to address the PCF8553 (see Table 12).

Table 12. $I^{2} \mathrm{C}$ target address byte

| target address |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Bit | 7 <br> MSB | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ <br> LSB |
|  | 0 | 1 | 1 | 1 | 0 | A1 | A0 | R/W |

The least significant bit of the target address byte is bit R/W (see Table 13).
Table 13. R/W-bit description

| R/W | Description |
| :--- | :--- |
| 0 | write data |
| 1 | read data |

Bit 1 and bit 2 of the target address are defined by connecting the input pins $A 0$ and $A 1$ to either $\mathrm{V}_{\mathrm{SS}}$ (logic 0) or $\mathrm{V}_{\mathrm{DD}}$ (logic 1). Therefore, four instances of PCF8553 can be distinguished on the same $\mathrm{I}^{2} \mathrm{C}$-bus.

### 10.2 SPI-bus interface

Data transfer to the device is made via a 3-line SPI-bus (see Table 14). There is no dedicated output data line. The SPI-bus is initialized whenever the chip enable line pin CE is pulled down.

Table 14. Serial interface

| Symbol | Function | Description |
| :--- | :--- | :--- |
| CE | chip enable input ${ }^{[1]}$; active LOW | when HIGH, the interface is reset |
| SCL | serial clock input | input may be higher than $V_{D D}$ |
| SDIO | serial data input/output | input data are sampled on the rising edge of SCL, <br> output data are valid after the falling edge of SCL |

[1] The chip enable must not be wired permanently LOW.

### 10.2.1 Data transmission

The chip enable signal is used to identify the transmitted data. Each data transfer is a byte with the Most Significant Bit (MSB) sent first.

The transmission is controlled by the active LOW chip enable signal CE. The first byte transmitted is the register address comprising of the address pointer and the R/W bit.


Figure 18. Data transfer overview

Table 15. Address byte definition

| Bit | Symbol | Value | Description |
| :--- | :--- | :--- | :--- |
| 7 | R/W |  | data read or write selection |
|  |  | 0 | write data |
| 6 to 5 | - | 00 | read data |
| 4 to 0 | AP[4:0] |  | default value |
|  |  | 00h to 17 h | vainter to register start address |

After the register address byte, the register contents follows with the address pointer being auto-incremented after every eighth bit sent (see Section 7.1).

### 10.2.1.1 Write protocol

After the CE is set LOW, the PCF8553 requires that R/W and the register address pointer is defined. It can take the value 00h to 17 h . Values outside of that range will result in the transfer being ignored.

After the register address has been transmitted, write data is transmitted. The minimum number of data write bytes is 0 and the maximum number is unlimited. After each write, the address pointer increments by one. After address 17h, the address pointer stops incrementing at 18 h .

- CE set LOW
- $R / W=0$ and register address
- write data
- write data
- :
- write data
- CE set HIGH


Data transfers are terminated by de-asserting $\overline{C E}$ (set $\overline{C E}$ to logic 1).
Figure 19. SPI-bus write example: writing two data bytes to registers 00 h and 01 h

### 10.2.1.2 Read protoco

When reading the PCF8553, reading starts at the defined position of the address pointer. After setting the address pointer, the read can be executed. After each read, the address pointer increments by one. After address 17h, the address pointer stops incrementing at 18h.

## - CE set LOW

- $R / \sqrt{W}=1$ and register address
- read data
- read data
- :
- CE set HIGH


Data transfers are terminated by de-asserting $\overline{\mathrm{CE}}$ (set $\overline{\mathrm{CE}}$ to logic 1 ).
Figure 20. SPI-bus read example: reading two data bytes from registers 04h and 05h

### 10.3 EMC detection

The PCF8553 is ruggedized against EMC susceptibility; however it is not possible to cover all cases. To detect if a severe EMC event has occurred, it is possible to check the responsiveness of the device by reading its registers.

## 11 Internal circuitry



Figure 21. Device protection diagram

## 12 Safety notes

CAUTION \begin{tabular}{l}
This device is sensitive to ElectroStatic Discharge (ESD). Observe <br>
precautions for handling electrostatic sensitive devices. <br>

| Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, |
| :--- |
| JESD625-A or equivalent standards. |

\end{tabular}

## CAUTION



Static voltages across the liquid crystal display can build up when the LCD supply voltage ( $\mathrm{V}_{\mathrm{LCD}}$ ) is on while the IC supply voltage $\left(\mathrm{V}_{\mathrm{DD}}\right)$ is off, or vice versa. This may cause unwanted display artifacts. To avoid such artifacts, $V_{L C D}$ and $V_{D D}$ must be applied or removed together.

## 13 Limiting values

Table 16. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol | Parameter | Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | supply voltage |  |  | -0.5 | +6.5 | V |
| $\mathrm{V}_{\text {LCD }}$ | LCD supply voltage |  |  | -0.5 | +6.5 | V |
| $V_{1}$ | input voltage |  |  | -0.5 | +6.5 | V |
| $\mathrm{V}_{0}$ | output voltage |  |  | -0.5 | +6.5 | V |
| 1 | input current |  |  | -10 | +10 | mA |
| Io | output current |  |  | -10 | +10 | mA |
| IDD | supply current |  |  | -50 | +50 | mA |
| $\mathrm{I}_{\mathrm{DD}(\mathrm{LCD})}$ | LCD supply current |  |  | -50 | +50 | mA |
| Iss | ground supply current |  |  | -50 | +50 | mA |
| $P_{\text {tot }}$ | total power dissipation |  |  | - | 100 | mW |
| $\mathrm{P}_{0}$ | output power |  |  | - | 100 | mW |
| $V_{\text {ESD }}$ | electrostatic discharge | HBM | [1] |  |  |  |
|  | voltage | on pins SCL and SDA/CE |  | - | $\pm 2000$ | V |
|  |  | on all other pins |  | - | $\pm 5000$ | V |
|  |  | CDM | [2] | - | $\pm 1500$ | V |
| lu | latch-up current |  | [3] | - | 200 | mA |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | [4] | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | operating device |  | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |

[^1]
## 14 Characteristics

Table 17. Electrical characteristics
$V_{D D}=1.8 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V}$; $V_{L C D}=1.8 \mathrm{~V}$ to 5.5 V ; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.


Table 17. Electrical characteristics...continued
$V_{D D}=1.8 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V} ; V_{L C D}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V} ; T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{R}_{\mathrm{o}}$ | output resistance | $\mathrm{V}_{\mathrm{LCD}}=5 \mathrm{~V}$ | ${ }^{[3]}-$ | 1.5 | 3 | $\mathrm{k} \Omega$ |

[1] For typical values, also see Figure 22 to Figure 24.
[2] $I^{2} C$ pins $S C L$ and SDA have no diode to $V_{D D}$ and may be driven up to 5.5 V .
[3] Outputs measured one at a time.

$\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LCD}}=5.5 \mathrm{~V}$; power-down mode.

1. $\mathrm{I}_{\mathrm{DD}}$.
2. $I_{D D(L C D)}$.

Figure 22. Typical $\mathrm{I}_{\mathrm{DD}}$ and $\mathrm{I}_{\mathrm{DD}(L C D)}$ in power-down mode as function of temperature

$\mathrm{T}_{\text {amb }}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{LCD}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{f}_{\mathrm{fr}}=64 \mathrm{~Hz}, \mathrm{BOOST}=0$.

1. Static, all segments/elements off.
2. Static, all segments/elements on.
3. MUX $1: 2$, bias level $1 / 2$, all segments/elements off.
4. MUX $1: 2$, bias level $1 / 2$, all segments/elements on.
5. MUX $1: 3$, bias level $1 / 3$, all segments/elements off.
6. MUX $1: 3$, bias level $\frac{1}{3}$, all segments/elements on.
7. MUX $1: 4$, bias level $1 / 3$, all segments/elements off.
8. MUX $1: 4$, bias level $1 / 3$, all segments/elements on.

Figure 23. Typical $\mathrm{I}_{\mathrm{DD}(\mathrm{LCD})}$ as function of display load

$\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{LCD}}=3.3 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} ; \mathrm{f}_{\mathrm{fr}}=64 \mathrm{~Hz}, \mathrm{BOOST}=0, \mathrm{C}_{\mathrm{L}}=1.6 \mathrm{nF}$.

1. Static, all segments/elements off.
2. Static, all segments/elements on.
3. MUX $1: 2$, bias level $\frac{1}{2}$, all segments/elements off.
4. MUX $1: 2$, bias level $1 / 2$, all segments/elements on.
5. MUX $1: 3$, bias level $1 / 3$, all segments/elements off.
6. MUX $1: 3$, bias level $\frac{1}{3}$, all segments/elements on.
7. MUX $1: 4$, bias level $1 / 3$, all segments/elements off.
8. MUX 1:4, bias level $1 / 3$, all segments/elements on.

Figure 24. Typical $I_{D D(L C D)}$ as function of $f_{f r}$

Table 18. Frequency characteristics
$V_{D D}=1.8 \mathrm{~V}$ to 5.5 V ; $V_{S S}=0 \mathrm{~V}$; $V_{L C D}=1.8 \mathrm{~V}$ to 5.5 V ; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified.

| Symbol | Parameter | Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{ffr}^{\text {f }}$ | frame frequency | FF[1:0] $=00$ |  | - | 32 | - | Hz |
|  |  | FF[1:0] = 01 |  | 42 | 64 | 86 | Hz |
|  |  | FF[1:0] = 10 |  | - | 96 | - | Hz |
|  |  | FF[1:0] = 11 |  | - | 128 | - | Hz |
| $\mathrm{f}_{\text {clk(int) }}$ | internal clock frequency | $\mathrm{ffr}_{\text {fr }}=64 \mathrm{~Hz}, \mathrm{n}_{\text {MUX }}=4$ | [1] | - | 1024 | - | Hz |
| $\mathrm{f}_{\text {clk }}$ (ext) | external clock frequency |  | [1] | - | - | 4096 | Hz |
| $\mathrm{t}_{\mathrm{clk}(\mathrm{H})}$ | HIGH-level clock time | external clock |  | 60 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{clk}(\mathrm{L})}$ | LOW-level clock time | external clock |  | 60 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\mathrm{w}(\mathrm{rst})}$ | reset pulse width | on pin RST |  | 10 | - | - | $\mu \mathrm{s}$ |

${ }^{\text {[1] }} \quad f_{c l k(i n t)}=2 \cdot f_{f r} \cdot n_{M U X}$ or $f_{c l k(e x t)}=2 \cdot f_{f r} \cdot n_{M U X}$ respectively (see Table 5 and Table 6).


1. $\mathrm{n}_{M U X}=1$.
2. $\mathrm{n}_{\mathrm{MUX}}=2$.
3. $\mathrm{n}_{\mathrm{MUX}}=3$
4. $\mathrm{n}_{\mathrm{MUX}}=4$

Figure 25. Relation of frame frequency ( $\mathrm{f}_{\mathrm{fr}}$ ), clock frequency ( $\mathrm{f}_{\mathrm{clk}}$ ) and multiplex-rate ( $\mathrm{n}_{\mathrm{MUX}}$ )

Table 19. $\mathrm{I}^{2} \mathrm{C}$-bus characteristics
$V_{D D}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V}$; $T_{a m b}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified; all timing values are valid within the operating supply voltage and $T_{\text {amb }}$ range and are referenced to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$. ${ }^{[1]}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin SCL |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 400 | kHz |
| tow | LOW period of the SCL clock |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HIGH}}$ | HIGH period of the SCL clock |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| Pin SDA |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time |  | 100 | - | - | ns |
| $\mathrm{t}_{\text {HD; }}$ DAT | data hold time |  | 0 | - | - | ns |
| Pins SCL and SDA |  |  |  |  |  |  |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between a STOP and START condition |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {su; }}$ Sto | set-up time for STOP condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{HD} ; \mathrm{STA}}$ | hold time (repeated) START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time for a repeated START condition |  | 0.6 | - | - | $\mu \mathrm{S}$ |

Table 19. $\mathrm{I}^{2} \mathrm{C}$-bus characteristics...continued
$V_{D D}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V}$; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified; all timing values are valid within the operating supply voltage and $T_{\text {amb }}$ range and are referenced to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$. ${ }^{[1]}$

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{r}}$ | rise time of both SDA and <br> SCL signals | $\mathrm{f}_{\mathrm{SCL}}=400 \mathrm{kHz}$ | - | - | 0.3 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{f}}$ | fall time of both SDA and <br> SCL signals |  | - | - | 0.3 | $\mu \mathrm{~s}$ |
| $\mathrm{C}_{\mathrm{b}}$ | capacitive load for each <br> bus line |  | - | - | 400 | pF |
| $\mathrm{t}_{\text {w(spike })}$ | spike pulse width | on the $\mathrm{I}^{2} \mathrm{C}$-bus |  | - | - | 50 |

[1] The $I^{2} \mathrm{C}$-bus interface of PCF8553 is 5 V tolerant.


Figure 26. $I^{2} \mathrm{C}$-bus timing waveforms

Table 20. SPI-bus characteristics
$V_{D D}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V}$; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified; all timing values are valid within the operating supply voltage and $T_{\text {amb }}$ range and are referenced to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Pin SCL |  |  |  |  |  |  |
| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 5 | MHz |
| tow | LOW period of the SCL clock |  | 150 | - | - | ns |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH period of the SCL clock |  | 80 | - | - | ns |
| $\mathrm{t}_{\mathrm{r}}$ | rise time |  | - | - | 100 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | fall time |  | - | - | 100 | ns |
| Pin CE |  |  |  |  |  |  |

Table 20. SPI-bus characteristics...continued
$V_{D D}=1.8 \mathrm{~V}$ to $5.5 \mathrm{~V} ; V_{S S}=0 \mathrm{~V}$; $T_{\text {amb }}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$; unless otherwise specified; all timing values are valid within the operating supply voltage and $T_{\text {amb }}$ range and are referenced to $V_{I L}$ and $V_{I H}$ with an input voltage swing of $V_{S S}$ to $V_{D D}$.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {su( }}^{\text {(CE_N }}$ ) | CE_N set-up time |  | 30 | - | - | ns |
| $\mathrm{th}_{\text {(CE_N }}$ ) | CE_N hold time |  | 10 | - | - | ns |
| $\mathrm{t}_{\text {rec (CE_N) }}$ | CE_N recovery time |  | 70 | - | - | ns |
| Pin SDIO |  |  |  |  |  |  |
| $\mathrm{t}_{\text {su }}$ | set-up time | write data | 5 | - | - | ns |
| $t_{h}$ | hold time | write data | 50 | - | - | ns |
| $\mathrm{t}_{\mathrm{d}(\mathrm{R}) \text { SDIO }}$ | SDIO read delay time | $C_{L}=50 \mathrm{pF}$ | - | - | 150 | ns |
| $\mathrm{t}_{\text {dis(SDIO) }}$ | SDIO disable time | no load | - | - | 50 | ns |
| $\mathrm{t}_{\text {(SDI-SDO) }}$ | transition time from SDI to SDO | write to read mode | 0 | - | - | ns |



Figure 27. SPI-bus timing waveforms

## 15 Application information

### 15.1 Power-on reset

The built-in POR block acts on the rising edge of the $\mathrm{V}_{\mathrm{DD}}$ supply voltage. Depending on the $\mathrm{V}_{\mathrm{DD}}$ rising edge in the application, the POR may not work properly. Therefore to ensure proper device operation it is required to send nine clock pulses immediately after power-on (see also UM10204).

## $15.2 I^{2} \mathrm{C}$ acknowledge after power-on

If the bus does not show an acknowledge at the first access, the command should be sent a second time.

### 15.3 Resistors on I/O pins

The pins A0, A1, PORE, and IFS comprise internal, latching pull-down devices, which keep these inputs at a low potential when left open. If an input is supposed to be at logic 0 potential, this pin can be either connected to $\mathrm{V}_{\mathrm{SS}}$ or left open.

In case a pin is supposed to be at logic 1 potential, it must be connected to $V_{D D}$ to avoid any cross-current during power-up. A series resistance between $V_{D D}$ and the associated pin must not exceed $1 \mathrm{k} \Omega$ to ensure proper functionality.

## 16 Package outline



DIMENSIONS (mm are the original dimensions).

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{3}$ | $b_{p}$ | C | $D^{(1)}$ | $E^{(2)}$ | e | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | Q | v | w | y | Z | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.05 \\ & 0.85 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.28 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.2 \\ & 0.1 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.0 \end{aligned}$ | 0.5 | $\begin{aligned} & \hline 8.3 \\ & 7.9 \end{aligned}$ | 1 | $\begin{aligned} & 0.8 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & 0.50 \\ & 0.35 \end{aligned}$ | 0.25 | 0.08 | 0.1 | $\begin{aligned} & 0.5 \\ & 0.1 \end{aligned}$ | $8^{\circ}$ $0^{\circ}$ |

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEANPROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |
| SOT364-1 |  | MO-153 |  | $\square$ | $\begin{gathered} -99-12-27 \\ 03-02-19 \end{gathered}$ |

Figure 28. Package outline SOT364-1 (TSSOP56) of PCF8553DTT

## 17 Handling information

All input and output pins are protected against ElectroStatic Discharge (ESD) under normal handling. When handling Metal-Oxide Semiconductor (MOS) devices ensure that all normal precautions are taken as described in JESD625-A, IEC 61340-5 or equivalent standards.

## 18 Packing information

### 18.1 Tape and reel information

For tape and reel packing information, see [4].

## 19 Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note AN10365 "Surface mount reflow soldering description".

### 19.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

### 19.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than $\sim 0.6 \mathrm{~mm}$ cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering


### 19.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities


### 19.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see Figure 29) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 21 and Table 22

Table 21. SnPb eutectic process (from J-STD-020D)

| Package thickness $(\mathrm{mm})$ | Package reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |
| :--- | :--- | :--- |
|  | Volume $\left(\mathrm{mm}^{3}\right)$ | $\geq 350$ |
|  | $<350$ | 220 |
| $<2.5$ | 235 | 220 |
| $\geq 2.5$ | 220 |  |

Table 22. Lead-free process (from J-STD-020D)

| Package thickness $(\mathrm{mm})$ |  |  |  |
| :--- | :--- | :--- | :--- |
|  | Vackage reflow temperature $\left({ }^{\circ} \mathrm{C}\right)$ |  |  |
| $\left(\mathrm{mm}^{3}\right)$ | $\mathbf{3 5 0}$ to 2000 | $>2000$ |  |
| $<350$ | 260 | 260 |  |
| 1.6 | 260 | 250 | 245 |
| 1.6 to 2.5 | 260 | 245 | 245 |
| $>2.5$ | 250 |  |  |

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 29.


For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

## 20 Footprint information



Figure 30. Footprint information for reflow soldering of SOT364-1 (TSSOP56) of PCF8553DTT

## 21 Appendix

### 21.1 LCD segment driver selection

Table 23. Selection of LCD segment drivers

| Type name | Number of elements at MUX |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | $\mathrm{V}_{\text {LCD }}(\mathrm{V})$ | $\mathrm{f}_{\mathrm{fr}}(\mathrm{Hz})$ | $\mathrm{V}_{\mathrm{LCD}}(\mathrm{~V})$ <br> charge pump | $\mathrm{V}_{\mathrm{LCD}}(\mathrm{V})$ temperature compensat. | $\mathrm{T}_{\mathrm{amb}}\left({ }^{\circ} \mathrm{C}\right)$ | Interface | Package | AEC Q100 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1:1 | 1:2 | 1:3 | 1:4 | 1:6 | 1:8 | $1: 9$ |  |  |  |  |  |  |  |  |  |
| PCA8553DTT | 40 | 80 | 120 | 160 | - | - | - | 1.8 to 5.5 | 1.8 to 5.5 | 32 to $256{ }^{[1]}$ | N | N | -40 to 105 | $1^{2} \mathrm{C} / \mathrm{SPI}$ | TSSOP56 | Y |
| PCA8546ATT | - | - | - | 176 | - | - | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300{ }^{[1]}$ | N | N | -40 to 95 | $\mathrm{I}^{2} \mathrm{C}$ | TSSOP56 | Y |
| PCA8546BTT | - | - | - | 176 | - | - | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | N | N | -40 to 95 | SPI | TSSOP56 | Y |
| PCA8547AHT | 44 | 88 | - | 176 | - | - | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 95 | $I^{2} \mathrm{C}$ | TQFP64 | Y |
| PCA8547BHT | 44 | 88 | - | 176 | - | - | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 95 | SPI | TQFP64 | Y |
| PCF85134HL | 60 | 120 | 180 | 240 | - | - | - | 1.8 to 5.5 | 2.5 to 6.5 | 82 | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | LQFP80 | N |
| PCA85134H | 60 | 120 | 180 | 240 | - | - | - | 1.8 to 5.5 | 2.5 to 8 | 82 | N | N | -40 to 95 | $1^{2} \mathrm{C}$ | LQFP80 | Y |
| PCA8543AHL | 60 | 120 | - | 240 | - | - | - | 2.5 to 5.5 | 2.5 to 9 | 60 to $300{ }^{[1]}$ | Y | Y | -40 to 105 | $\mathrm{I}^{2} \mathrm{C}$ | LQFP80 | Y |
| PCF8545ATT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 5.5 | 60 to $300^{[1]}$ | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | TSSOP56 | N |
| PCF8545BTT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 5.5 | 60 to $300^{[1]}$ | N | N | -40 to 85 | SPI | TSSOP56 | N |
| PCF8536AT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | N | N | -40 to 85 | $I^{2} \mathrm{C}$ | TSSOP56 | N |
| PCF8536BT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | N | N | -40 to 85 | SPI | TSSOP56 | N |
| PCA8536AT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | N | N | -40 to 95 | $1^{2} \mathrm{C}$ | TSSOP56 | Y |
| PCA8536BT | - | - | - | 176 | 252 | 320 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | N | N | -40 to 95 | SPI | TSSOP56 | Y |
| PCF8537AH | 44 | 88 | - | 176 | 276 | 352 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 85 | $\mathrm{I}^{2} \mathrm{C}$ | TQFP64 | N |
| PCF8537BH | 44 | 88 | - | 176 | 276 | 352 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300{ }^{[1]}$ | Y | Y | -40 to 85 | SPI | TQFP64 | N |
| PCA8537AH | 44 | 88 | - | 176 | 276 | 352 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 95 | $\mathrm{I}^{2} \mathrm{C}$ | TQFP64 | Y |
| PCA8537BH | 44 | 88 | - | 176 | 276 | 352 | - | 1.8 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 95 | SPI | TQFP64 | Y |
| PCA9620H | 60 | 120 | - | 240 | 320 | 480 | - | 2.5 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 105 | $\mathrm{I}^{2} \mathrm{C}$ | LQFP80 | Y |
| PCA9620U | 60 | 120 | - | 240 | 320 | 480 | - | 2.5 to 5.5 | 2.5 to 9 | 60 to $300^{[1]}$ | Y | Y | -40 to 105 | $\mathrm{I}^{2} \mathrm{C}$ | Bare die | Y |
| PCF8576DU | 40 | 80 | 120 | 160 | - | - | - | 1.8 to 5.5 | 2.5 to 6.5 | 77 | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | Bare die | N |

$40 \times 4$ LCD segment driver

| Type name | Number of elements at MUX |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | $\mathrm{V}_{\text {LCD }}(\mathrm{V})$ | $\mathrm{ffr}^{\text {( }} \mathrm{Hz}$ ) | $\mathrm{V}_{\mathrm{LCD}}(\mathrm{V})$ charge pump | $\mathrm{V}_{\mathrm{LCD}}$ (V) temperature compensat. | $\mathrm{T}_{\text {amb }}\left({ }^{\circ} \mathrm{C}\right)$ | Interface | Package | AEC. <br> Q100 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1:1 | 1:2 | 1:3 | 1:4 | 1:6 | 1:8 | 1:9 |  |  |  |  |  |  |  |  |  |
| PCF8576EUG | 40 | 80 | 120 | 160 | - | - | - | 1.8 to 5.5 | 2.5 to 6.5 | 77 | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | Bare die | N |
| PCA8576FUG | 40 | 80 | 120 | 160 | - | - | - | 1.8 to 5.5 | 2.5 to 8 | 200 | N | N | -40 to 105 | $1^{2} \mathrm{C}$ | Bare die | Y |
| PCF85133U | 80 | 160 | 240 | 320 | - | - | - | 1.8 to 5.5 | 2.5 to 6.5 | 82, $110{ }^{[2]}$ | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | Bare die | N |
| PCA85133U | 80 | 160 | 240 | 320 | - | - | - | 1.8 to 5.5 | 2.5 to 8 | 82, $110{ }^{[2]}$ | N | N | -40 to 95 | $1^{2} \mathrm{C}$ | Bare die | Y |
| PCA85233UG | 80 | 160 | 240 | 320 | - | - | - | 1.8 to 5.5 | 2.5 to 8 | 150, 220 ${ }^{[2]}$ | N | N | -40 to 105 | $1^{2} \mathrm{C}$ | Bare die | Y |
| PCF85132U | 160 | 320 | 480 | 640 | - | - | - | 1.8 to 5.5 | 1.8 to 8 | 60 to $90{ }^{[1]}$ | N | N | -40 to 85 | $1^{2} \mathrm{C}$ | Bare die | N |
| PCA8530DUG | 102 | 204 | - | 408 | - | - | - | 2.5 to 5.5 | 4 to 12 | 45 to $300{ }^{[1]}$ | Y | Y | -40 to 105 | $1^{2} \mathrm{C} / \mathrm{SPI}$ | Bare die | Y |
| PCA85132U | 160 | 320 | 480 | 640 | - | - | - | 1.8 to 5.5 | 1.8 to 8 | 60 to $90{ }^{[1]}$ | N | N | -40 to 95 | $1^{2} \mathrm{C}$ | Bare die | Y |
| PCA85232U | 160 | 320 | 480 | 640 | - | - | - | 1.8 to 5.5 | 1.8 to 8 | 117 to 176 ${ }^{[1]}$ | N | N | -40 to 95 | $1^{2} \mathrm{C}$ | Bare die | Y |
| PCF8538UG | 102 | 204 | - | 408 | 612 | 816 | 918 | 2.5 to 5.5 | 4 to 12 | 45 to $300{ }^{[1]}$ | Y | Y | -40 to 85 | $1^{2} \mathrm{C} / \mathrm{SPI}$ | Bare die | N |
| PCA8538UG | 102 | 204 | - | 408 | 612 | 816 | 918 | 2.5 to 5.5 | 4 to 12 | 45 to $300{ }^{[1]}$ | Y | Y | -40 to 105 | $1^{2} \mathrm{C} / \mathrm{SPI}$ | Bare die | Y |

[1] Software programmable.
[2] Hardware selectable.

## 22 Abbreviations

Table 24. Abbreviations

| Acronym | Description |
| :--- | :--- |
| CDM | Charged-Device Model |
| DC | Direct Current |
| EMC | ElectroMagnetic Compatibility |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| I $^{2}$ C | Inter-Integrated Circuit bus |
| IC | Integrated Circuit |
| LCD | Liquid Crystal Display |
| LSB | Least Significant Bit |
| MSB | Most Significant Bit |
| MSL | Moisture Sensitivity Level |
| MUX | Multiplexer |
| PCB | Printed-Circuit Board |
| POR | Rewer-On Reset |
| RC | Root Mean Square |
| RMS | Serial CLock line |
| SCL | Serial DAta line |
| SDA | Surface-Mount Device |
| SMD | Serial Peripheral Interface |
| SPI |  |

## 23 References

[1] JESD22-A114 Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM)
[2] JESD22-C101 Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components
[3] JESD78 IC Latch-Up Test
[4] SOT364-1_118 TSSOP56; Reel pack; SMD, 13", packing information
[5] UM10204 ${ }^{2}$ C-bus specification and user manual
[6] UM10569 Store and transport requirements

## 24 Revision history

Table 25. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :---: | :---: | :---: | :---: | :---: |
| PCF8553 v. 5 | 20210828 | Product data sheet | PCN202102010F01 | PCF8553 v. 4 |
| Modifications: | - Updated Ordering information. See Change notice column. <br> - Global: The terms "master" and "slave" changed to "controller" and "target" to comply with NXP inclusive language policy. |  |  |  |
| PCF8553 v. 4 | 20210420 | Product data sheet | 202104035\| | PCF8553 v. 3 |
| Modifications: | - Updated ordering information to new format <br> - Section 7.3 Added "See also application information..." <br> - Section 7.3.2: Added "The bus interface is initialized" <br> - Section 7.3.3: Removed "The bus interface is initialized" <br> - Updated Section 15.1 |  |  |  |
| PCF8553 v. 3 | 20150327 | Product data sheet | - | PCF8553 v. 2 |
| Modifications: | - Fixed typo <br> - Added Figure 4 |  |  |  |
| PCF8553 v. 2 | 20150216 | Product data sheet | - | PCF8553 v. 1 |
| PCF8553 v. 1 | 20141205 | Objective data sheet | - | - |

## 25 Legal information

### 25.1 Data sheet status

| Document status ${ }^{[1][2]}$ | Product status ${ }^{[3]}$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product <br> development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

### 25.2 Definitions

Draft - A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 25.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of nonautomotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP

Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations - A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

### 25.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
$I^{2} \mathrm{C}$-bus - logo is a trademark of NXP B.V.
NXP - wordmark and logo are trademarks of NXP B.V.

| Tab. 1. | Ordering Information .................................... 2 | Tab. 11. | Biasing characteristics ................................ 16 |
| :---: | :---: | :---: | :---: |
| Tab. 2. | Ordering options .......................................... 2 | Tab. 12. | I2C target address byte ............................... 28 |
| Tab. 3. | Pin description of PCF8553DTT | Tab. 13. | R/W-bit description ...................................... 28 |
|  | (TSSOP56) | Tab. 14. | Serial interface ........................................... 28 |
| Tab. 4. | Registers of the PCF8553 ............................. 5 | Tab. 15. | Address byte definition ................................ 29 |
| Tab. 5. | Device_ctrl - device control command | Tab. 16. | Limiting values .......................................... 31 |
|  | register (address 01h) bit description ............... 7 | Tab. 17. | Electrical characteristics .............................. 32 |
| Tab. 6. | Display_ctrl_1-display control command 1 | Tab. 18. | Frequency characteristics ........................... 35 |
|  | register (address 02h) bit description ............... 8 | Tab. 19. | I2C-bus characteristics ................................ 36 |
| Tab. 7. | Display_ctrl_2 - display control command 2 | Tab. 20. | SPI-bus characteristics ................................ 37 |
|  | register (address 03h) bit description ............... 8 | Tab. 21. | SnPb eutectic process (from J-STD-020D) ..... 42 |
| Tab. 8. | Software_reset - software reset command | Tab. 22. | Lead-free process (from J-STD-020D) ........... 42 |
|  | register (address 00h) bit description .............. 11 | Tab. 23. | Selection of LCD segment drivers ................. 45 |
| Tab. 9. | Register to segment and backplane | Tab. 24. | Abbreviations ............................................. 47 |
|  | mapping .................................................... 11 | Tab. 25. | Revision history .......................................... 48 |
| b. | Selection of possible display configurations ... 14 |  |  |

## Figures

Fig. 1. Block diagram of PCF8553
Fig. 2. Pin configuration of PCF8553DTT (TSSOP56) .....  4
Fig. 3. Address counter incrementing .....  6
Fig. 4. Reset pulse timing ..... 10
Fig. 5. Display RAM organization bitmap for MUX 1:4 ..... 13
Fig. 6. Example of displays suitable for PCF8553 ..... 14
Fig. 7. Typical system configuration using I2C-bus, internal power-on reset enabled ..... 15
Fig. 8. Typical system configuration using SPI- bus, internal power-on reset disabled ..... 15
Fig. 9. Electro-optical characteristic: relative transmission curve of the liquid ..... 18
Fig. 10. Static drive mode waveforms ..... 19
Fig. 11. Waveforms for the 1:2 multiplex drive mode with $1 / 2$ bias ..... 20
Fig. 12. Waveforms for the 1:2 multiplex drive mode with 13 bias ..... 21
Fig. 13. Waveforms for the 1:3 multiplex drive mode with $1 / 3$ bias ..... 22
Fig. 14. Waveforms for the 1:4 multiplex drive mode with $1 / 3$ bias ..... 23
Fig. 15. Recommended power-up and power-off sequence ..... 25

Fig. 16. I2C read and write protocol ............................. 25
Fig. 17. I2C read and write signaling ........................... 26
Fig. 18. Data transfer overview .................................... 28
Fig. 19. SPI-bus write example: writing two data
bytes to registers 00 h and $01 \mathrm{~h} . . . . . . . . . . . . . . . . . . . . . . . ~$ 29
Fig. 20. SPI-bus read example: reading two data bytes from registers 04h and 05h .................... 30
Fig. 21. Device protection diagram .............................. 30
Fig. 22. Typical IDD and IDD(LCD) in power-down $\quad$ mode as function of temperature .................. 33
Fig. 23. Typical IDD(LCD) as function of display
Fig. 24. Typical IDD(LCD) as function of ffr .................. 35
Fig. 25. Relation of frame frequency (ffr), clock $\quad$ frequency (fclk) and multiplex-rate (nMUX) ..... 36
Fig. 26. I2C-bus timing waveforms ............................... 37
Fig. 27. SPI-bus timing waveforms .............................. 38
Fig. 28. Package outline SOT364-1 (TSSOP56) of
PCF8553DTT .............................................. 40
Fig. 29. Temperature profiles for large and small $\begin{aligned} & \text { components ............................................... } 43\end{aligned}$
Fig. 30. Footprint information for reflow soldering of SOT364-1 (TSSOP56) of PCF8553DTT

## Contents

1 General description1
2 Features and benefits .....  .1
3 Applications .....  .1
4 Ordering information ..... 2
4.1 Ordering options .....  2
5 Block diagram .....  3
6 Pinning information .....  4
6.1 Pinning .....  4
6.2 Pin description .....  4
7 Functional description ..... 5
7.1 Registers of the PCF8553 ..... 5
7.2 Command registers of the PCF8553 .....  7
7.2.1 Command: Device_ctrl .....  7
7.2.1.1 Internal oscillator and clock output7
7.2.2 Command: Display_ctrl_1 .....  7
7.2.2.1 Enhanced power drive mode .....  8
7.2.2.2 Multiplex drive mode .....  8
7.2.3 Command: Display_ctrl_2 .....  8
7.2.3.1 Blinking ..... 9
7.2.3.2 Line inversion (driving scheme A) and frame inversion (driving scheme B) .....  9
7.3 Starting and resetting the PCF8553 .....  9
7.3.1 Power-down mode ..... 10
7.3.2 Power-On Reset (POR) ..... 10
7.3.3 Hardware reset: RST pin ..... 10
7.3.4 Command: Software_reset ..... 11
7.4 Display data register mapping ..... 11
8 Possible display configurations ..... 14
8.1 LCD bias generator ..... 15
8.2 LCD voltage selector ..... 16
8.2.1 Electro-optical performance ..... 17
8.2.2 LCD drive mode waveforms ..... 18
8.2.2.1 Static drive mode ..... 18
8.2.2.2 1:2 Multiplex drive mode ..... 19
8.2.2.3 1:3 Multiplex drive mode ..... 21
8.2.2.4 1:4 Multiplex drive mode ..... 22
8.3 Backplane and segment outputs ..... 23
8.3.1 Backplane outputs ..... 24
8.3.2 Segment outputs ..... 24
$9 \quad$ Power Sequencing ..... 24
9.1 Power-on ..... 24
9.2 Power-off ..... 24
9.3 Power sequences ..... 24
10 Bus interfaces ..... 25
10.1 I2C-bus interface ..... 25
10.1.1 Bit transfer ..... 26
10.1.2 START and STOP conditions ..... 26
10.1.3 Acknowledge ..... 26
10.1.4 I2C interface protocol ..... 27
10.1.4.1 Write protocol ..... 27
10.1.4.2 Read protocol ..... 27
10.1.4.3 I2C-bus target address ..... 27
10.2 SPI-bus interface ..... 28
10.2.1 Data transmission ..... 28
10.2.1.1 Write protocol ..... 29
10.2.1.2 Read protocol ..... 29
10.3 EMC detection ..... 30
11 Internal circuitry ..... 30
12 Safety notes ..... 31
13 Limiting values ..... 31
14 Characteristics ..... 32
Application information ..... 39
15.1 Power-on reset ..... 39
15.2 I2C acknowledge after power-on ..... 39
15.3 Resistors on I/O pins ..... 39
16 Package outline ..... 40
17 Handling information ..... 41
Packing information ..... 41
18.1 Tape and reel information ..... 41
19 Soldering of SMD packages ..... 41
Introduction to soldering
19.2 Wave and reflow soldering
19.3 Wave solderingReflow soldering
Footprint information ..... 44
Appendix ..... 45
LCD segment driver selection ..... 45
Abbreviations ..... 47
References ..... 47
Revision history ..... 48
Legal information ..... 49

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

## NXP:

PCF8553DTT/AJ OM13506UL PCF8553DTT/AY


[^0]:    [1] See Table 9.

[^1]:    [1] Pass level; Human Body Model (HBM), according to [1].
    [2] Pass level; Charged-Device Model (CDM), according to [2]
    [3] Pass level; latch-up testing according to [3] at maximum ambient temperature $\left(\mathrm{T}_{\mathrm{amb}(\max )}\right)$
    [4] According to the store and transport requirements (see [6]) the devices have to be stored at a temperature of $+8{ }^{\circ} \mathrm{C}$ to $+45{ }^{\circ} \mathrm{C}$ and a humidity of $25 \%$ to 75 \%

